Implementation of High Speed Operating FIR Filter with DA Algorithm Comparing Results with MAC Algorithm and Simple FIR Filter Result

Authors

  • Ekta H. Jain Department of Electronic (VLSI) Engineering, RTMNU University, India
  • Chandu N. Bhoyar Department of Electronic Engineering, RTMNU University, India

DOI:

https://doi.org/10.53555/nneee.v2i4.204

Keywords:

FIR Filter, DA Algorithm, MAC Algorithn, LUT

Abstract

Recent years there has been a increasing trend to implement digital signal processing functions in Field Programmable Gate Array (FPGA). therefor, we need to put great effort in designing efficient architectures for digital signal processing functions such as FIR filters, which are widely used in audio and video signal processing, telecommunications etc. We are going to present a method for implementing high speed Finite Impulse Response (FIR) filters using MAC (MULTIPLY AND ACCUMULATE) and Distributed Arithmetic (DA) method. MAC is a conventional FIR filter In these method adders, multipliers and delay elements are used. Distributed Arithmetic (DA) has been used to implement a bit-serial scheme of a general symmetric version of an FIR filter due to its high stability and linearity by taking optimal advantage of the look-up table (LUT) based structure of FPGAs. The performance of the DA technique for FIR filter design is analyzed and the results are compared to the MAC design technique.

References

chen,”Low cost fir filter designs based on faithfully rounded truncated multiple constant multiplication/accumulation”, in

proceedings of IEEE Transaction on circuit and systems-II: vol.60,no. 5 may 2013.

Sang yoon park, pramod kumar meher,” low power, high throughput, and low area adaptive fir filter based on distributed arithmetic”, in proceedings of IEEE Transaction on circuit and system 1549-7747- feb 14,2013.

Bahram rashidi, majid pourormazd, ”design and implementation of low power digital fir filter based on low power multipliers and adders on Xilinx fpga, ”in proceeding of IEEE Transaction 978-1-4244-8679-3 ,2011.

” High-speed FIR Digital Filter with CSD Coefficients Implemented on FPGA” by “Mitsuru Yamada Akinori Nishihara”.

“Applications of distributed arithmetic to digital signal processing: a Tutorial review,” ieee assp magazine, july, 1989

Published

2015-04-30

How to Cite

Jain, E. H., & Bhoyar, C. N. . (2015). Implementation of High Speed Operating FIR Filter with DA Algorithm Comparing Results with MAC Algorithm and Simple FIR Filter Result. Journal of Advance Research in Electrical & Electronics Engineering (ISSN 2208-2395), 2(4), 10-15. https://doi.org/10.53555/nneee.v2i4.204