

## DESIGN OF ASYNCHRONOUS VITERBI DECODER USING DUAL-RAIL PROTOCOL FOR LOW POWER CONSUMPTION

Sonali V. Mothe<sup>1</sup>, Prof. Surekha Tadse Kalambe<sup>2</sup>

<sup>\*1</sup>Student, M.Tech (Communication Engineering) Electronics and Telecommunication Engineering G. H. Raisonni College of Engineering Nagpur, India.

<sup>2</sup>Research Scholar Electronics and Telecommunication Engineering G. H. Raisonni College of Engineering Nagpur, India.

<sup>\*1</sup>[sonalivmothe@gmail.com](mailto:sonalivmothe@gmail.com); <sup>2</sup>[Surekha.tadse@raisonni.net](mailto:Surekha.tadse@raisonni.net);

**\*Corresponding Author: -**

Email: [sonalivmothe@gmail.com](mailto:sonalivmothe@gmail.com)

---

### Abstract: -

Paper shows the review of asynchronous Viterbi decoder using hand shake protocol as Dual – Rail protocol. Viterbi decoders are used for decoding convolution forward error correction codes in a large proportion of digital transmission systems including mobile phones and digital television. For portable applications, the battery size and lifetime is of commercial importance as is the size of the electronics. The approach adopted in the Viterbi design is to use a self-timed (or asynchronous) timing strategy. This saves power through not having to generate or distribute a global clock. Instead, timing between blocks is performed by local handshake signals. This enables an asynchronous system to only consume power when doing useful work and to have an idle power of near zero. Furthermore, there is an inherent advantage to asynchronous systems in that a system can switch almost instantaneously between the idle state and maximum activity; this is much more difficult to organize in a clocking system.

**Keywords: -** Viterbi Algorithm, Synchronous, Asynchronous, Handshake Protocol (Dual Rail Protocol).




Distributed under Creative Commons CC BY-NC 4.0 OPEN ACCESS

## 1 INTRODUCTION

Due to the recent trend towards multi-gigahertz systems, there are increasing design challenges to managing clock distribution. Asynchronous design, which replaces global clocking with local handshaking, has the potential to make low power consumption design more feasible. Moreover, the use of local handshaking, instead of global clocking, imparts the ability of localized flow control to the asynchronous pipeline. Dual-rail is a commonly-used scheme to implement an asynchronous data path. In dual-rail, two wires (or rails) are used to implement each bit. The wires indicate both the value of the bit, and also its validity. In terms of power consumption, synchronous systems involve higher switching activity than asynchronous ones. High switching activity translates into a large amount of wasted power. On the other hand, in data driven asynchronous systems, idle parts consume negligible power and switching activity is associated only with useful work being done: a valuable feature for battery operated systems. Asynchronous systems produce less electromagnetic emissions than their synchronous counterparts which generate spurious signals at the operating clock frequency and its entire harmonics. These signals interfere with cellular phones, television and navigation systems. Synchronous or asynchronous design options can be considered in the implementation of the Viterbi decoder.

### Viterbi Decoder

Viterbi decoders are widely used in digital transmission and recording systems and are expected to be used in next generation wireless applications. Such portable, battery operated systems, require low-power consumption as well as high processing speeds, over 100 Mb/s, to allow multimedia transmission.



**Fig:1 shows a block diagram of Viterbi Decoder**

**BRANCH METRIC UNIT (BMU):** - This unit computes the branch metric of each transition, which is a hamming distance between the received symbol and expected symbol. The architecture of the BMU comprises of a XOR gate and a counter.

**ADD COMPARE SELECT UNIT (ACSU):** - The ACS unit is used to calculate the path metrics for each state in current stage from path metrics of its two previous states and the associated state-transition branch metric, and then the path with least path metric is selected as survival path for the state in current stage.

**PATH METRIC UNIT (PMU):** - It computes the partial path metrics at each node in the trellis.

**SURVIVOR MANAGEMENT UNIT (SMU):** - This is responsible for keeping track of the information bits associated with the surviving paths designated by the path metric Calculation.

### I. Synchronous vs. Asynchronous

There are many serial data transfer protocols. For serial data transfer the protocols can be grouped into two types: Asynchronous and Synchronous:-

For synchronous data transfer, both the receiver and sender access the data according to the same clock. Therefore, a special line for the clock signal is required. A master should provide the clock signal to all the receivers in the synchronous data transfer. For asynchronous data transfer, there is no common clock signal between the sender and receivers. Therefore, on a data transfer speed the sender and the receiver first need to agree. This speed usually does not change after the data transfer begins. Both the sender and receiver set up their own internal circuits to make sure that the data accessing is follows that agreement. However, computer clocks also differ in accuracy just like some watches run faster than others,. Although the difference is very small, it can accumulate fast and finally cause errors in data transfer. This mix-up is solved by adding synchronization bits at the front, middle or end of the data. Since the synchronization is done frequently, the receiver can correct the clock gathering error. The synchronization information may be added to every frame of data or every byte of data. Sending these extra synchronization bits slows down the actual data transfer rate and may account for up to 50% data transfer overhead.




Fig:2 shows the comparison diagram of Asynchronous vs. Synchronous

## II. Asynchronous Viterbi Decoder

Asynchronous circuits are composed of blocks that communicate to each other by handshaking via asynchronous channels, in order to carry out the required synchronization, communication, and sequencing of operations. Asynchronous communication channel consists of a bundle of and a protocol to communicate the data between the blocks. It has two types of encoding scheme in asynchronous channels. If the encoding scheme uses one wire per bit to transmit the data and a request line to identify when the data is valid is called single-rail encoding. The channel is called a bundled-data channel. Alternatively, in dual-rail encoding the data is sent using two wires for each bit of information. Dual rail Encoding allows for data validity to be indicated by the data itself.

## III. Convolution Encoder

An encoder is a Mealy machine, where the output is a function of the current state and the current input. It consists of multiple XOR gates and one or more shift registers. The stream of information bits flows in to the shift register from one end and is shifted out at the other end. Some stages are connected to XOR gates of the shift registers as well as to the current input to generate the output.

## IV. HANDSHAKE PROTOCOL AS DUAL RAIL

### Protocol

Dual-rail is a commonly-used intrigue to implement an asynchronous data path. In dual-rail, two wires (or rails) are used to implement each bit. The wires indicate both the value of the bit, and also its validity. In the 4-phase implementation, encodings of 01 and 10 correspond to valid data values 0 and 1, respectively. The encoding 00 indicates the reset or spacer state with no valid data and 11 is an unused (i.e., illegal) encoding. Encodings on the data path typically alternate between valid values and the reset state. Since the data path itself indicates the viability of each bit, dual-rail is effective in designing asynchronous data paths which are highly robust in the presence of arbitrary delays. Unlike in the 4-phase implementation, where definite codes represent definite values, in 2-phase, a new data is marked by a transition in the corresponding bit. A transition in false/true line indicates a zero/one respectively.




Fig: 3 Pipelining of Dual-Rail Protocol

## V. Conclusion

A Survey on Viterbi Decoder shows, Viterbi Decoder is the most power-hungry module in the system. So Asynchronous techniques like Dual-Rail protocol is used as a handshaking protocol to make Viterbi decoder asynchronous are using VHDL. The approach adopted in the Viterbi design is to use a self-timed (or asynchronous) timing strategy. This saves power through not having to generate or distribute a global Clock. An asynchronous system to only consume power when doing useful work and to have an idle power of near zero.

## VI. References

- [1]. L. E. M. Brackenbury, M. Cumpstey, S. B. Furber, P. A. Riocreux, "APPLYING ASYNCHRONOUS TECHNIQUES TO A VITERBI DECODER DESIGN", 2001 The Institution of Electrical Engineers. Printed and published by the IEE, Savoy Place, London WC2R 0BL, UK.

- [2].Mohamed Kawokgy C. André T. Salama, “Low-Power Asynchronous Viterbi Decoder for Wireless Applications” Proceedings of the 2004 International Symposium on Low Power Electronics and Design (ISLPED.04)
- [3].Zhengfan Xia, Shota Ishihara, Masanori Hariyama, and Michitaka Kameyama, “An Asynchronous FPGA Based on Dual/Single-Rail Hybrid Architecture”, Int'l Conf. Reconfigurable Systems and Algorithms | ERSAs'12 |
- [4].M.Santhi, S. Arun Kumar, G.S.Praveen Kalish, Siddharth Sarangan, G.Lakshminarayanan ,” A Novel Pseudo 4-Phase Dual-Rail Asynchronous Protocol with Self-Reset Logic & Multiple-Reset”, ©2010 International Journal of Computer Applications (0975 - 8887)
- [5].T.Kalavathidevi, V.AnishKumar, P.Sakthivel, ”An Efficient Low Power VLSI Architecture for Viterbi Decoder using Null Convention Logic”, International Conference on VLSI, Communication & Instrumentation (ICVCI) 2011
- [6].Wing-Kin Chan, Chiu-Sing Choy, Cheong-Fat Chan and Kong-Pang Pun „An asynchronous SOVA decoder for wireless communication Applications,” IEEE 2004
- [7].T. kalavati Devi and C Venkatesh“High Performance and Low Power VLSI Architecture of Viterbi Decoder using Asynchronous QDI Techniques” International Journal of Recent Trends in Engineering, Vol 2, No. 6, November 2009
- [8].S.L.Haridas, N.K.Choudhari,,Design of Viterbi Decoder with Minimum Transition Hybrid Register Exchange Processing. International Conference and Workshop on Emerging Trends in Technology, ICWET 2010- TCET, Mumbai, India.
- [9].T. Kalavatidevi and C. Venkatesh “Gate Diffusion Input (GDI) Circuit Based Low Power VLSI Architecture For a Viterbi Decoder” Iranian Journal of Electrical and Computer Engineering, vol. 10, no. 2, summer-fall 2011 E. Figure Captions.