Design of Asynchronous Viterbi Decoder using Dual-Rail Protocol for Low Power Consumption
DOI:
https://doi.org/10.53555/nnmce.v2i3.352Keywords:
Viterbi Algorithm, Synchronous, Asynchronous, Handshake Protocol (Dual Rail Protocol).Abstract
Paper shows the review of asynchronous Viterbi decoder using hand shake protocol as Dual – Rail protocol. Viterbi decoders are used for decoding convolution forward error correction codes in a large proportion of digital transmission systems including mobile phones and digital television. For portable applications, the battery size and lifetime is of commercial importance as is the size of the electronics. The approach adopted in the Viterbi design is to use a self-timed (or asynchronous) timing strategy. This saves power through not having to generate or distribute a global clock. Instead, timing between blocks is performed by local handshake signals. This enables an asynchronous system to only consume power when doing useful work and to have an idle power of near zero. Furthermore, there is an inherent advantage to asynchronous systems in that a system can switch almost instantaneously between the idle state and maximum activity; this is much more difficult to organize in a clocking system.
References
L. E. M. Brackenbury, M. Cumpstey, S. B. Furber, P. A. Riocreux, “APPLYING ASYNCHRONOUS TECHNIQUES TO A VITERBI DECODER DESIGN”, 2001The lnstitution of Electrical Engineers. Printed and publiied by the IEE, Savoy Place, London WC2R OBL, UK.
Mohamed Kawokgy C. André T. Salama, “Low-Power Asynchronous Viterbi Decoder for Wireless Applications” Proceedings of the 2004 International Symposium on Low Power Electronics and Design (ISLPED.04)
Zhengfan Xia, Shota Ishihara, Masanori Hariyama, and Michitaka Kameyama, “An Asynchronous FPGA Based on Dual/Single-Rail Hybrid Architecture”, Int'l Conf. Reconfigurable Systems and Algorithms | ERSA'12 |
M.Santhi, S. Arun Kumar, G.S.Praveen Kalish, Siddharth Sarangan, G.Lakshminarayanan ,” A Novel Pseudo 4-Phase Dual-Rail Asynchronous Protocol with Self-Reset Logic & Multiple-Reset”, ©2010 International Journal of Computer Applications (0975 - 8887)
T.Kalavathidevi, V.AnishKumar, P.Sakthivel, ”An Efficient Low Power VLSI Architecture for Viterbi Decoder using Null Convention Logic”, International Conference on VLSI, Communication & Instrumentation (ICVCI) 2011
Wing-Kin Chan, Chiu-Sing Choy, Cheong-Fat Chan and Kong-Pang Pun „An asynchronous SOVA decoder for wireless communication Applications,” IEEE 2004
T. kalavati Devi and C Venkatesh“High Performance and Low Power VLSI Architecture of Viterbi Decoder using Asynchronous QDI Techniques” International Journal of Recent Trends in Engineering, Vol 2, No. 6, November 2009.
S.L.Haridas, N.K.Choudhari„Design of Viterbi Decoder with Minimum Transition Hybrid Register Exchange Processing. International Conference and Workshop on Emerging Trends in Technology, ICWET 2010- TCET, Mumbai, India.
T. Kalavatidevi and C. Venkatesh “Gate Diffusion Input (GDI) Circuit Based Low Power VLSI Architecture For a Viterbi Decoder” Iranian Journal of Electrical and Computer Engineering, vol. 10, no. 2, summer-fall 2011 E. Figure Captions.
Downloads
Published
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
Terms & Condition
Submission -
Author can submit the manuscript through our online submission process or email us at the designated email id in contact details.
The other mode of submission not accepted than online and email.
Before submission please read the submission guidelines.
NN Publication accepts only article submitted in pdf/doc/docx/rtf file format. Another format except given file formats will no be considered .
Author will be responsible for the error mistakes in the submission files. The minor changes can be done without any cost after publication. But for major changes NN Publication may charges you the editing charges.
Publication (Online) -
The online publication is scheduled on last date of every month, but it can be delayed by 24 to 48 hours due to editorial process if huge number of articles comes to publish in single issue.
Automatic notificatation email will be sent to the all users on publication of an issue, so its author’s duty to check their email inbox or SPAM folder to get this notification.
After publication of article author can not withdraw their article.
If editor’s found any issue after publication of article then the NN Publication have the authority to remove the article from online website.
No refund will be provided after online publication of article.
Publication (Print) -
The print copy publication are sent as per the author’s request after 2 weeks of online publication of that issue.
NN Publication will ship the article by India Post and provide the consignment number on dispatch of print copy.
NN Publication follows all the guidelines of delivery provided by IndiaPost and hence not responsible for delay in delivery due to any kind of reasons.
Refund of hard copy will not be provided after dispatch or print of the journal.
NN Publication will be responsible for raise a complain if there is any issue occurs in delivery, but still will not be responsible for providing the refund.
NN Publication will be responsible to resend the print copy only and only if the print copy is lost or print copy is damaged in delivery / or there is delay more than 6 months.
According to India Post the delivery should be completed with in 1-3 weeks after dispatch of articles.
Privacy Policy-
NN Publicationl uses the email ids of authors and editors and readers for sending editorial or publication notification only, we do not reveal or sell the email ids to any other website or company.
